Regviz

Silicon Labs /MGM240PB22VNA /PCNT0_S /CFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CFG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1536GM40/PCNT0_S/CFG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (OVSSINGLE)MODE0 (DISABLE)DEBUGHALT 0 (FILTEN)FILTEN 0 (HYST)HYST 0 (S0PRSEN)S0PRSEN 0 (S1PRSEN)S1PRSEN

DEBUGHALT=DISABLE, MODE=OVSSINGLE

Description

No Description

Fields

MODE

Mode Select

0 (OVSSINGLE): Single input EM23GRPACLK oversampling mode (available in EM0-EM3).

1 (EXTCLKSINGLE): Externally clocked single input counter mode (available in EM0-EM3).

2 (EXTCLKQUAD): Externally clocked quadrature decoder mode (available in EM0-EM3).

3 (OVSQUAD1X): EM23GRPACLK oversampling quadrature decoder 1X mode (available in EM0-EM3).

4 (OVSQUAD2X): EM23GRPACLK oversampling quadrature decoder 2X mode (available in EM0-EM3).

5 (OVSQUAD4X): EM23GRPACLK oversampling quadrature decoder 4X mode (available in EM0-EM3).
DEBUGHALT

Debug Mode Halt Enable

0 (DISABLE): PCNT is running in debug mode.

1 (ENABLE): PCNT is frozen in debug mode.
FILTEN

Enable Digital Pulse Width Filter
HYST

Enable Hysteresis
S0PRSEN

S0IN PRS Enable
S1PRSEN

S1IN PRS Enable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data